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A physics-based model for the surface potential and drain current for monolayer transition metal
dichalcogenide (TMD) field-effect transistor is presented. Taking into account the two-dimensional
(2D) density-of-states of the atomic layer thick TMD and its impact on the quantum capacitance, a
model for the surface potential is presented. Next, considering a drift-diffusion mechanism for the
carrier transport along the monolayer TMD, an explicit expression for the drain current has
been derived. The model has been benchmarked with a measured prototype transistor. Based on
the proposed model, the device design window targeting low-power applications is discussed.
VC 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4770313]
A great deal of interest in two-dimensional materials
analogues of graphene has appeared among the scientific
community since the demonstration of isolated 2D atomic
plane crystals from bulk crystals.1 Dimensionality is key for
the definition of material properties and the same chemical
compound can exhibit dramatically different properties
depending on whether it is arranged in dots (0D), wires (1D),
sheets (2D), or bulk (3D) crystal structure. Notably, experi-
mental studies of 2D atomic crystals were lacking until
recently because of the difficulty in their identification.1 Rep-
resentative of this class are the 2D monolayer of transition
metal dichalcogenides (TMDs) with a chemical formula
MX2, where M stands for a transition metal and X for Se, S,
or Te. The potential of this family of layered materials for
flexible electronics was proposed by Podzorov et al., who
demonstrate an ambipolar WSe2 p-field-effect transistor
(FET) with a hole mobility comparable to silicon (500 cm2/
Vs).2 The electronic properties of TMDs vary from semicon-
ducting (e.g., WSe2) to superconducting (e.g., NbSe2). The
semiconducting monolayer TMDs, like MoS2, MoSe2,
MoTe2, WS2, and WSe2 are predicted to exhibit a direct gap
in the range of 1–2 eV.3 The wide gap together with a promis-
ing ability to scale to short gate lengths because of the opti-
mum electrostatic control of the channel, by virtue of its
thinness, make monolayer TMDs very promising for low
power switching and optoelectronics applications. The first
2D crystal based FET relying on a semiconducting analogue
of graphene was demonstrated using a monolayer MoS2 as
the active channel.4 Low power switching with an ION/IOFF 
108 and subthreshold swing (SS) of 74mV/decade at room
temperature was experimentally measured. More recently, a
monolayer p-type WSe2 FET with an optimum SS  60mV/
decade and ION/IOFF> 10
6 was demonstrated.5
To boost the development of 2D-material based transis-
tor technology, modeling of the electrical characteristics is
essential to cover aspects as device design optimization, pro-
jection of performances, and exploration of low-power
switching circuits.6–9 Some models aimed to explore the per-
formance limits of monolayer TMD transistors have been
reported assuming ballistic transport.10,11 However, the
behavior of state-of-the art devices is far from ballistic and a
drift-diffusion transport regime seems more appropriate for
channel lengths well above the carrier mean free path (see
Refs. 12 and 13 as an illustrative example of carrier transport
studies, where the case of graphene is discussed). In this con-
text, I propose a model for the current-voltage (I-V) charac-
teristics of monolayer TMD FETs, based on the drift-
diffusion theory. As a previous step a surface potential
model, accounting for the 2D density-of-states (DOS2D) of
monolayer TMDs, is proposed. I will consider that carriers
are free to move parallel to the TMD sheet. However, their
motion is restricted in the perpendicular direction because
the strong quantum confinement. The DOS2D has a profound
impact on the quantum capacitance, which is essentially dif-
ferent from that of a nanowire (1D) or a bulk (3D) material.
Analytical expressions are derived for both the surface
potential and drain current covering both subthreshold and
above threshold operation regions.
Let us consider a dual-gate monolayer TMD FET with
the cross-section depicted in the inset of Fig. 1. It consists of
FIG. 1. Transfer characteristics obtained from the analytical model (solid
lines) compared with experimental results from Ref. 5 (symbols). Inset:
cross section of the dual-gate monolayer TMD transistor.a)Electronic mail: david.jimenez@uab.es.
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one atomic layer thick TMD playing the role of the active
channel. The source and drain electrodes contact the mono-
layer TMD and are assumed to be ohmic. The electrostatic
modulation of the carrier concentration in the 2D sheet is
achieved via a double-gate stack consisting of top and
bottom gate dielectric and the corresponding metal gate.
The source is grounded and considered the reference
potential in the device. The electrostatics of this device can
be understood using the equivalent capacitive circuit
depicted in the inset of Fig. 2. Here, Ct and Cb are the top
and bottom oxide capacitances and Cq represents the quan-
tum capacitance of the 2D sheet. The charge density (per
unit area) is calculated by integrating the DOS2D over all the
energies and can be expressed as
Qc ¼Qp þ Qn ¼ q
ð0
1
DOS2DðEÞf ðEF  EÞdE
 q
ð1
0
DOS2DðEÞf ðE EFÞdE; (1)
where Qp and Qn refer to the positive (holes) and negative
(electrons) charge contributions, respectively; f(E) is the
Fermi-Dirac function, and EF¼ qVc is the Fermi level, where
the reference level is the semiconductor mid-gap. The pa-
rameter Vc represents the voltage drop across Cq or surface
potential. For the sake of getting a simple model, f(E)  1 for
E<EF and f(E)  exp((EF-E)/kT) for EEF have been
assumed. Noting that DOS2DðEÞ ¼ D0
P
n
HðE EnÞ, with
D0 ¼ mph2, where m* is the effective mass, En represents the
energy of the nth-subband, H(E) is the Heaviside function,
and considering that the ground state (n¼ 0) is the more rele-
vant in determining the carrier density, then Eq. (1) can be
written as
Qp ¼q2D0Vc qD0ðE0 kTÞ; Qn ¼qD0kTe
qVcE0
kT ; qVc E0;
Qp ¼ qD0kTe
qVcE0
kT ; Qn ¼qD0kTe
qVcE0
kT ; qjVcj< E0;
Qp ¼ qD0kTe
qVcE0
kT ; Qn ¼q2D0Vcþ qD0ðE0 kTÞ; qVc  E0;
(2)
where E0¼Eg/2 and Eg is the band gap of the monolayer TMD. From Eq. (2), the quantum capacitance defined as Cq¼dQc/
dVc, results in
Cq ¼ Cq;p þ Cq;n ¼ q2D0 þ q2D0e
qVcE0
kT ; qVc  E0;
Cq ¼ Cq;p þ Cq;n ¼ q2D0e
qVcE0
kT þ q2D0e
qVcE0
kT ; qjVcj < E0;
Cq ¼ Cq;p þ Cq;n ¼ q2D0e
qVcE0
kT þ q2D0 ; qVc  E0:
(3)
Under nonequilibrium conditions (Vds 6¼ 0), a single Fermi
level cannot be assumed. Instead, two distinct quasi-Fermi
levels for computing the electron Vn(x) and hole Vp(x) con-
centrations and currents have to be considered. Here x
denotes the transport direction. In this work, I consider the
modeling of unipolar p-FETs. Extension to unipolar n-FETs
is straightforward. Coming back to the inset of Fig. 2, Vp(x)
is zero at the source end (x¼ 0) and Vds at the drain end
(x¼L). Applying basic circuit laws to the equivalent capaci-
tive network, the following relation can be obtained:
FIG. 2. Output characteristics obtained from the analytical model (solid
lines) compared with experimental results from Ref. 5 (symbols). Inset:
equivalent capacitive circuit.
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VcðxÞ ¼ QpðVcÞ
Ct þ Cb þ

Vgs  Vgs0  VpðxÞ
 Ct
Ct þ Cb
þ

Vbs  Vbs0  VpðxÞ
 Cb
Ct þ Cb ; (4)
where Vgs-Vgs0 and Vbs-Vbs0 are the top and back gate-
source voltage overdrive, respectively. These quantities com-
prise work-function differences between the gates and the
TMD monolayer, eventual charged interface states at the
TMD monolayer/oxide interfaces, and intentional or uninten-
tional doping of the TMD monolayer.
To model the drain current of a monolayer TMD p-FET,
a drift-diffusion transport is assumed under the form
Ids¼WQp(x)v(x), where W is the gate width, and v(x) the
hole drift velocity v¼lF, where F is the electric field and l
is the hole effective mobility assumed independent of field,
carrier density, or temperature. This model applies as long as
the channel length is well above the hole mean free path. As
a reference, a mean free path (for electrons) of 20 nm was
estimated in Ref. 10 for MoS2 monolayers. Applying
F¼dVp(x)/dx, inserting the above expression for v, and
integrating the resulting equation over the device length, the
drain current becomes Ids ¼ lWL
Ð Vds
0
QpdVp . In order to get
an explicit expression for the drain current, the integral is
solved using Vc as the integration variable consistently
expressing Qp as a function of Vc,
Ids ¼ lW
L
ðVcd
Vcs
Qp
dVp
dVc
dVc; (5)
where Vcs is obtained from Eq. (4) as Vc(Vp¼ 0). Similarly,
Vcd is determined as Vc(Vp¼Vds). Moreover, Eq. (4) pro-
vides the relation
dVp
dVc
¼ 1þ Cq;pCtþCb

, where Cq,p¼dQp/
dVc. Inserting this expression into Eq. (5), the following
explicit drain current expression can be finally obtained
Ids ¼ lW
L
fgðVcÞgVcdVcs
gðVcÞ ¼ 1þ q
2D0
Ct þ Cb
 
q2D0
2
V2c þ qD0ðE0  kTÞVc
 
; qVc < E0;
gðVcÞ ¼ D0ðkTÞ2 e
qVcE0
kT þ q
2D0
Ct þ Cb
1
2
e
2ðqVcþE0Þ
kT
0
@
1
A; qVc  E0;
(6)
where g(Vc) takes different forms whether qVc < E0
(above threshold region) or qVc  E0 (subthreshold
region). To take into account eventual saturation velocity
effects, the physical channel length should be replaced by an
effective length Lef f ¼ Lþ l jVdsjvsat , where vsat is the hole sat-
uration velocity.
To test the model, I have benchmarked the resulting I-V
characteristics with experimental results reported in Ref. 5,
which are unipolar p-type FETs with a channel consisting of
a monolayer WSe2. The channel was contacted with Pd con-
tacts acting as source and drain electrodes. P-type conduction
was experimentally observed and this is presumably due to
the small barrier height for hole injection at the Pd-WSe2
interface. The energy band gap of the monolayer WSe2 is
Eg 1.68 eV and the valence band effective mass along the
transport direction is calculated to be m*¼ 0.64m0 (K! C),
m0 being the free electron mass, estimated from the disper-
sion relations.3 The device under test has L¼ 9.4 lm,
W¼ 1 lm, top dielectric is ZrO2 of 17.5 nm and relative per-
mittivity 12.5, and the bottom dielectric is silicon oxide of
270 nm. The backgate voltage was 40V. The flat-band vol-
tages Vgs0 and Vbs0 were tuned to 0.5V and 0V, respec-
tively, to provide an appropriate shift of the transfer
characteristics according to the experiment. A constant hole
effective mobility of 250 cm2/Vs was assumed, consistent
with measurements. A source/drain resistance of 300 X pro-
vides a good fit with the experiment. Around the threshold
voltage ( 0:5VÞ, a slight disagreement is observed
because the approximation made for the Fermi-Dirac distri-
bution. The resulting I-V transfer and output characteristics
are shown in Figs. 1 and 2. In accordance with the experi-
ment, a SS  60mV/decade at room temperature and ION/
IOff  106 is predicted by the model (Fig. 1). Note that no
interface trap capacitance (Cit) was needed to be included in
the model to match the experiment because the near ideal
subthreshold slope suggests that CitCox. The output char-
acteristics show saturation-like behavior at high Vds (Fig. 2).
Saturation velocity effects are not expected to be relevant for
this transistor because lvsat  2:5 nm=V, giving Leff  L. At
low Vds, the model nicely reproduces the observed linear
behavior, indicative of ohmic metal contacts. The agreement
between the proposed model (solid lines) and the experiment
(symbols) is pretty good. More accuracy could be expected
by adding to the model a field dependent mobility and self-
heating effects. Next, by using the model, the tradeoff
between ION and ION/IOff is calculated (Fig. 3). Ten orders of
magnitude between switching states could be achieved,
although at the expense of the ION. For the reported transis-
tor, an ION/IOff 106 with ION 1 lA/lm at power supply
voltage VDD¼ 0.6V could be achieved. Nevertheless, a huge
improvement of the ION may be possible via channel length
scaling. A simulation of an hypothetical transistor of
L¼ 100 nm assuming the same hole mobility as the refer-
ence transistor gives a factor 	100 of ON-current
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improvement for a fixed ION/IOff. Note that short-channel
effects (SCEs) have not been included in the model, but due
to the extreme immunity of 2D materials to SCE the 100 nm
transistor considered here is expected to behave as a well
tempered long-channel transistor. For short-channel length
devices (sub 100-nm), the calculations should be done by
solving the full Poisson’s equation in both vertical and lateral
dimensions, which is beyond the scope of this work.
In conclusion, a surface potential and drain current
model for monolayer TMD transistors has been proposed,
taking into account the 2D semiconducting nature of mono-
layer TMDs. The drain current is formulated assuming a
drift-diffusion theory, which seems appropriate for explaining
the experimental results of reported devices till date. These
transistors hold promise for low-power switching applica-
tions. The proposed model should be valid for other transis-
tors relying on 2D atomic layer thick channels.
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